



# A Fast Circuit Topology for Finding the Maximum of $n$ k-bit Numbers


Bilgiday Yüce

Günhan Dündar

*Bosphorus (Boğaziçi) University  
Istanbul, Turkey*

H. Fatih Uğurdağ  
*Özyegin University  
Istanbul, Turkey*

Sezer Gören  
*Yeditepe University  
Istanbul, Turkey*






# Outline

- Introduction
  - Problem Definition
  - In a Nutshell
  - Motivation
- Related Work
  - Traditional Binary Tree Topology (TBT)
  - Array Topology (AT)
  - Parallel Binary Tree Topology (PBT)
  - Multi-Level Topology (MLT)
  - Leading-Zero Counting Topology (LZC)
- Proposed Solutions:
  - Array-Based maximum finder (AB)
  - Quad Tree (QT)
- Synthesis Results
- Conclusions and Future Work



# Introduction

## Problem Definition



- Provided the circuit is:  
Combinational (i.e. Parallel)
- Minimize:  
Latency (i.e. Critical Path)  
with (if possible) good:
  - Area
  - Area-Timing Product (ATP)



# Introduction In a Nutshell

- We offer a timing complexity (T) of:

$$T = O(\log_2 k + \log_2 n)$$

- whereas our competitions are:

$$T = O(\log_2 k \log_2 n)$$

$$T = O(k + \log_2 n)$$




# Introduction

## Motivation

Various applications require the value and/or index of the maximum element in a set:

- Weighted arbiters,
- Motion estimation algorithms,
- Sorting networks,
- Artificial neural networks, etc.





# Introduction


## Motivation – cont'd

- Depending on the application, we may need
  - Only value of the maximum element,
  - Only the address (position or index) of the maximum element, or
  - Both the value and the address of the maximum element.
- Hence, fast computation of both value and index of the maximum is equally important.

# Related Work

## Traditional Binary Tree Topology (TBT)



- Binary tree configuration of comparator-mux (`cmp_mux`) blocks.
- Signal propagation in each `cmp_mux` block : **from LSB to MSB**.
- $T = O(\log_2 k \times \log_2 n)$   
 $A = O(k \times n)$
- **Binary address** and the value of the maximum.



# Related Work

## Traditional Binary Tree Topology (TBT) – cont'd


- Comparator-mux (`cmp_mux`) block.
- Comparator (`cmp`) block.



# Related Work

## Array Topology (AT)

- A filter:
  - Compares each bit-slice from MSB to LSB  
and
  - Narrows down the candidates for the maximum after each bit-slice.
- Enable (en) signals ripple down from MSB to LSB.
- Critical Path:  $k \times (i\text{-}ii\text{-}iii\text{-}iv\text{-}v)$
- $T = O(k \times \log_2 n)$   
 $A = O(k \times n)$
- One-hot address and the value of the maximum.




M. Vai and M.M. Moy (1993)

# Related Work

## Parallel Binary Tree Topology (PBT)

- Signal propagation in each `cmp_mux` block: from MSB to LSB
- Similar to addition problem
- Three adder topologies for `cmp_mux` blocks:
  - Ripple Carry (RC)
  - Carry Select (CS)
  - Carry Look-ahead (CL)




Method	Time Complexity	Area Complexity
RC	$O(k + \log_2 n)$	$O(k \times n)$
CS	$O(\sqrt{k}) + O([\sqrt{k} - \log_2 n] \times \log_2 n)$	$O(k \times n)$
CL	$O(\log_2 k \times \log_2 n)$	$O(k \times n)$

K.G.I. Harteros (2002)  
D.C. Hendry (2004)

# Related Work

## Parallel Binary Tree Topology (PBT) – cont'd

- Example: RC-PBT
- 2-bit carry signal.
- Cascaded instances of TBT.
- Only the value of the maximum.
- EXTRA multiplexer tree for the binary address of the maximum.



# Related Work

## Leading-Zero Counting Topology (LZC)


- 2 stages:

- Value computation,
- Address computation.

- $T = O(k + \log_2 n + \log_2 k)$
- $A = O(2^k \times (k + n))$

- Binary address and the value of the maximum.

- DOES NOT scale for  $k > 4$ .




X.-P. Huang et al. (2010)

# Related Work

## Multi-Level Topology (MLT)

- 3 stages:
  - Pair-wise comparison,
  - Parallel comparison,
  - Output selection.
- Only the **value** of the maximum.
- **DOES NOT utilize concurrency** between comparison and selection.
- Needs an **EXTRA stage** for the **binary/one-hot address** of the maximum.
- $T = O(n + \log_2 n + \log_2 k)$   
 $A = O(2^k \times k)$




X.-P. Huang et al. (2010)

# Proposed MF Circuit Topology

## Array-Based maximum finder (AB)

- Main idea:
  - First, compare **every pair** of inputs in parallel.
  - Then, compute **concurrently address** and **value** of the maximum.
- $T = O(\log_2 k + \log_2 n)$   
 $A = O(k \times n^2)$
- 3 blocks:
  - Comparator Array Unit (**CAU**)
  - Address Generation Unit (**AGU**)
  - Data Selection Unit (**DSU**)



# Proposed MF Circuit Topology

## Comparator Array Unit (CAU)



- Produces an  $n \times n$  array of 1-bit comparison results

$$m_0 = (D_0 \geq D_0) \cdot (D_0 > D_1) \cdot \dots \cdot (D_0 > D_{k-1})$$

$$m_1 = (D_1 \geq D_0) \cdot (D_1 \geq D_1) \cdot \dots \cdot (D_1 > D_{k-1}) \quad (1)$$


$\vdots = \vdots \cdot \vdots \cdot \vdots \cdot \vdots \cdot \vdots \cdot \vdots$

$$m_{k-1} = (D_{k-1} \geq D_0) \cdot (D_{k-1} \geq D_1) \cdot \dots \cdot (D_{k-1} \geq D_{k-1})$$



# Proposed MF Circuit Topology Address Generation Unit (AGU)

- Computes one-hot and/or binary address of the maximum





# Proposed MF Circuit Topology

## Address Generation Unit (AGU) – cont'd

➤ Example:  $n=4$   $k=5$ .

### Upper triangular part

$$\begin{aligned} \mathbf{g}_{1,0} &= (\mathbf{D}_0 > \mathbf{D}_1) = 1 \\ \mathbf{g}_{2,0} &= (\mathbf{D}_0 > \mathbf{D}_2) = 0 \\ \mathbf{g}_{3,0} &= (\mathbf{D}_0 > \mathbf{D}_3) = 1 \\ \mathbf{g}_{2,1} &= (\mathbf{D}_1 > \mathbf{D}_2) = 0 \\ \mathbf{g}_{3,1} &= (\mathbf{D}_1 > \mathbf{D}_3) = 0 \\ \mathbf{g}_{3,2} &= (\mathbf{D}_2 > \mathbf{D}_3) = 1 \end{aligned}$$


②

①

### Lower triangular part

$$\begin{aligned} \mathbf{g}_{0,1} &= \overline{\mathbf{g}_{1,0}} = 0 \\ \mathbf{g}_{0,2} &= \overline{\mathbf{g}_{2,0}} = 1 \\ \mathbf{g}_{0,3} &= \overline{\mathbf{g}_{3,0}} = 0 \\ \mathbf{g}_{1,2} &= \overline{\mathbf{g}_{2,1}} = 1 \\ \mathbf{g}_{1,3} &= \overline{\mathbf{g}_{3,1}} = 1 \\ \mathbf{g}_{2,3} &= \overline{\mathbf{g}_{3,2}} = 0 \end{aligned}$$

③




$$\begin{aligned} \mathbf{m}_0 &= (\mathbf{D}_0 \leq \mathbf{D}_1) + (\mathbf{D}_0 \leq \mathbf{D}_2) + (\mathbf{D}_0 \leq \mathbf{D}_3) = \overline{\mathbf{g}_{0,1}} + \overline{\mathbf{g}_{0,2}} + \overline{\mathbf{g}_{0,3}} \\ \mathbf{m}_1 &= (\mathbf{D}_1 < \mathbf{D}_0) + (\mathbf{D}_1 \leq \mathbf{D}_2) + (\mathbf{D}_1 \leq \mathbf{D}_3) = \mathbf{g}_{1,0} + \mathbf{g}_{1,2} + \mathbf{g}_{1,3} \\ \mathbf{m}_2 &= (\mathbf{D}_2 < \mathbf{D}_0) + (\mathbf{D}_2 < \mathbf{D}_1) + (\mathbf{D}_2 \leq \mathbf{D}_3) = \mathbf{g}_{2,0} + \mathbf{g}_{2,1} + \mathbf{g}_{2,3} \\ \mathbf{m}_3 &= (\mathbf{D}_3 < \mathbf{D}_0) + (\mathbf{D}_3 < \mathbf{D}_1) + (\mathbf{D}_3 < \mathbf{D}_2) = \mathbf{g}_{3,0} + \mathbf{g}_{3,1} + \mathbf{g}_{3,2} \end{aligned}$$

$$\begin{aligned} \mathbf{D}_3 &= 10001 \\ \mathbf{D}_2 &= 11010 \\ \mathbf{D}_1 &= 01001 \\ \mathbf{D}_0 &= 11010 \end{aligned}$$

# Proposed MF Circuit Topology

## Data Selection Unit (DSU)

- Binary tree configuration of  $k$ -bit multiplexers
- Parallel operation with AGU.
- NO (theoretical) delay overhead





# Proposed MF Circuit Topology

## Generalization of AB

- Can be used as a **minimum finder** circuit by changing input connections.
- Any **type** of comparison operation ( $>$ ,  $<$ ,  $\geq$ ,  $\leq$ ) can be used.

$$g_{xy} = \begin{cases} 0 & \text{if } y = x, \\ D_y \text{ op } D_x & \text{if } y < x, \\ \overline{g_{yx}} & \text{if } y > x, \end{cases}$$

op	Finding Maximum		Finding Minimum	
	AGU	Priority	AGU	Priority
		Inputs		Inputs
$>$	$g_{ix}$	Descending	$g_{yi}$	Ascending
$\geq$	$g_{ix}$	Ascending	$g_{yi}$	Descending
$<$	$g_{yi}$	Ascending	$g_{ix}$	Descending
$\leq$	$g_{yi}$	Descending	$g_{ix}$	Ascending


# Proposed MF Circuit Topology Using AB as a Building Block

- Two potential **problems** of AB (for large values of  $n$ ):

**Example:** Quad-Tree Topology (QT)

- Area
- Fanout

- **Solution:** Use AB as a building block





# Synthesis Results

## Experimental Setup

- Synopsys Design Compiler (DC)
  - v2010.12
    - UMC Faraday 180nm worst-case (slow) standard-cell library with a wire-load model
- Verification Script
- Synthesis Script
  - Binary search based, iterative synthesis script written in TCL

### Theoretical comparison of all methods

Method	Time Complexity	Area Complexity
AT [8]	$O(k \times \log_2 n + k)$	$O(k \times n)$
RT [9], ST[10]	$O(k \times \log_2 n + k)$	$O(n)$
TBT	$O(\log_2 k \times \log_2 n + \log_2 n)$	$O(k \times n)$
RC [11]	$O(k + \log_2 n)$	$O(k \times n)$
CS [11]	$O(\sqrt{k}) + O([\sqrt{k} - \log_2 n] \times \log_2 n)$	$O(k \times n)$
CL [11]	$O(\log_2 k \times \log_2 n)$	$O(k \times n)$
ML [12]	$O(\log_2 k + \log_2 n + n)$	$O(k \times 2^k)$
LZC [12]	$O(\log_2 k + \log_2 n + k)$	$O(2^k \times (n + k))$
AB	$O(\log_2 k + \log_2 n)$	$O(k \times n^2)$



# Synthesis Results

Timing results in nanoseconds

- 1.2–2.1 times faster than the closest competitor
- On the average, 1.6 times faster than the closest competitor

$n \times k$	AB <sub>1</sub>	AB <sub>2</sub>	RC	CL	CS	TBT	QT
<b>4 × 8</b>	1.65	<b>1.64</b>	2.37	2.19	2.24	2.22	1.64
<b>4 × 16</b>	1.90	<b>1.87</b>	3.25	2.75	2.71	2.74	1.87
<b>4 × 32</b>	2.08	<b>2.07</b>	4.85	3.25	3.26	3.14	2.07
<b>8 × 8</b>	1.94	<b>1.97</b>	3.03	2.84	3.06	3.09	2.76
<b>8 × 16</b>	2.17	<b>2.14</b>	4.02	3.77	3.66	3.89	3.08
<b>8 × 32</b>	2.48	<b>2.51</b>	5.81	4.67	4.53	4.52	3.67
<b>16 × 8</b>	2.26	<b>2.27</b>	3.59	3.45	3.76	4.09	2.97
<b>16 × 16</b>	2.57	<b>2.64</b>	4.76	4.60	4.72	5.06	3.44
<b>16 × 32</b>	2.86	<b>2.86</b>	6.72	6.02	5.79	6.00	3.97
<b>32 × 8</b>	2.73	<b>2.81</b>	4.09	3.98	4.33	4.94	4.15
<b>32 × 16</b>	3.07	<b>3.05</b>	5.52	5.32	5.57	6.19	4.94
<b>32 × 32</b>	3.47	<b>3.49</b>	7.92	7.21	7.25	7.71	5.74
<b>64 × 8</b>	3.26	<b>3.34</b>	4.61	4.70	5.27	6.15	4.53
<b>64 × 16</b>	4.56	<b>5.32</b>	6.43	6.48	6.67	7.76	5.20
<b>64 × 32</b>	5.62	<b>5.69</b>	9.02	8.42	8.62	9.37	6.14



# Synthesis Results

## Normalized area results

➤ On the average,  
5.7 times worse  
than the fastest  
competitor

$n \times k$	AB <sub>1</sub>	AB <sub>2</sub>	RC	CL	CS	TBT	QT
<b>4 × 8</b>	1.01	1.00	0.98	1.08	1.03	<b>0.78</b>	1.00
<b>4 × 16</b>	1.09	1.00	0.97	1.01	0.98	<b>0.79</b>	1.00
<b>4 × 32</b>	0.93	1.00	1.01	1.52	1.00	<b>0.77</b>	1.00
<b>8 × 8</b>	1.06	1.00	0.57	0.53	0.66	<b>0.49</b>	0.63
<b>8 × 16</b>	1.02	1.00	0.49	0.49	0.58	<b>0.39</b>	0.62
<b>8 × 32</b>	1.04	1.00	0.52	0.76	0.59	<b>0.44</b>	0.58
<b>16 × 8</b>	1.01	1.00	0.26	0.29	0.30	<b>0.23</b>	0.30
<b>16 × 16</b>	0.99	1.00	0.23	0.23	0.27	<b>0.19</b>	0.30
<b>16 × 32</b>	0.88	1.00	0.25	0.35	0.27	<b>0.19</b>	0.24
<b>32 × 8</b>	1.04	1.00	0.14	0.16	0.18	<b>0.14</b>	0.17
<b>32 × 16</b>	0.98	1.00	0.14	0.13	0.16	<b>0.12</b>	0.16
<b>32 × 32</b>	0.98	1.00	0.14	0.18	0.15	<b>0.11</b>	0.14
<b>64 × 8</b>	0.99	1.00	0.07	0.08	0.09	<b>0.06</b>	0.10
<b>64 × 16</b>	0.52	1.00	0.06	0.06	0.07	<b>0.05</b>	0.07
<b>64 × 32</b>	0.95	1.00	0.06	0.07	0.07	<b>0.05</b>	0.07



# Synthesis Results

## Normalized Area-Timing Product (ATP) results

$n \times k$	AB <sub>1</sub>	AB <sub>2</sub>	RC	CL	CS	TBT	QT
<p>➤ On the average, 3.8 times worse than the fastest competitor</p>	<b>4 × 8</b>	1.01	<b>1.00</b>	1.39	1.43	1.39	1.04
	<b>4 × 16</b>	1.11	<b>1.00</b>	1.69	1.49	1.41	1.15
	<b>4 × 32</b>	0.93	<b>1.00</b>	2.36	2.39	1.57	1.17
	<b>8 × 8</b>	1.04	1.00	0.87	<b>0.76</b>	1.03	0.77
	<b>8 × 16</b>	1.03	1.00	0.92	0.87	0.99	<b>0.71</b>
	<b>8 × 32</b>	1.03	1.00	1.21	1.42	1.06	<b>0.80</b>
	<b>16 × 8</b>	1.01	1.00	0.41	0.44	0.49	0.41
	<b>16 × 16</b>	0.96	1.00	0.41	0.39	0.49	<b>0.36</b>
	<b>16 × 32</b>	0.88	1.00	0.58	0.74	0.55	0.41
	<b>32 × 8</b>	1.01	1.00	<b>0.21</b>	0.22	0.27	0.24
	<b>32 × 16</b>	0.99	1.00	0.25	0.23	0.29	<b>0.24</b>
	<b>32 × 32</b>	0.98	1.00	0.33	0.36	0.32	0.25
	<b>64 × 8</b>	0.96	1.00	<b>0.10</b>	0.11	0.14	0.11
	<b>64 × 16</b>	0.44	1.00	0.07	0.07	0.08	<b>0.07</b>
	<b>64 × 32</b>	0.94	1.00	0.10	0.11	0.10	<b>0.08</b>



# Experimental Work

## Quad Tree (QT) results

### ➤ QT: On the average

- 1.24 times faster than the closest competitor (except AB)
- Has only 1.1 times larger area than the fastest competitor (except AB)
- Has only 1.03 times larger ATP than the most ATP-efficient competitor

### ➤ QT: On the average

- 1.3 times slower than AB
- 5.1 times more area-efficient than AB
- 4.2 times more ATP-efficient than AB





# Synthesis Results

## DSU Delay Overhead

- NO theoretical delay overhead
- In practice, 14.5% delay overhead on the average

$n \times k$	$AB_2$ (without DSU)	$AB_2$	Delay Overhead (%)
<b><math>4 \times 8</math></b>	1.47	1.66	12.93
<b><math>4 \times 16</math></b>	1.64	1.87	14.02
<b><math>4 \times 32</math></b>	1.74	2.07	18.97
<b><math>8 \times 8</math></b>	1.77	1.97	11.30
<b><math>8 \times 16</math></b>	1.96	2.14	9.18
<b><math>8 \times 32</math></b>	2.18	2.51	15.14
<b><math>16 \times 8</math></b>	2.13	2.27	6.57
<b><math>16 \times 16</math></b>	2.45	2.64	7.76
<b><math>16 \times 32</math></b>	2.67	2.86	7.12
<b><math>32 \times 8</math></b>	2.55	2.81	10.20
<b><math>32 \times 16</math></b>	2.90	3.05	5.17
<b><math>32 \times 32</math></b>	3.26	3.49	7.06
<b><math>64 \times 8</math></b>	3.13	3.34	6.71
<b><math>64 \times 16</math></b>	3.64	5.32	46.15
<b><math>64 \times 32</math></b>	4.08	5.69	39.46



## Conclusions

- We propose a fast circuit topology (AB) to find the maximum element of a set of binary numbers.
- We wrote code generators
  - that produces RTL and self-checking testbench code
  - for AB as well as competitive existing MF circuit topologies
- We automated
  - design,
  - verification,
  - synthesis, and
  - extraction of the area/timing results via a batch script.



## Conclusions

- AB yields better performance (latency) than any existing topology for any  $k$  and  $n$ .
- AB introduces a significant area overhead for  $n > 8$ .
- AB has better performance (latency) and area than any existing topology for  $n = 4$ .
- We showed that AB can be used as a building block in an MF circuit topology to overcome its area and fanout disadvantages.




## Future Work

- Looking for more area-efficient implementations
- Synthesis results on FPGA
- $i$ -th Maximum

# Future Work

## Generalization of AB to i-th Maximum

- Can be used to find *i*-th smallest element (*i*-th order statistic) a set
- $T = O(\log_2 k + \log_2 n)$
- $A = O(k \times n^2)$





Austin, Texas, USA. April 7-10, 2013

April 8, 2013

# Thank You

